

MS-7C52 Ver:1.1

CPU:
AMD AM4
System Chipset:
Promontory A320 / B450
(Value DIY or System Builder)

Main Memory:
DDR IV * 2 MAX:64 GB


VRM
RT8894 3+2

On Board Chipset:
LPC Super I/O --NCT5565
LAN RTL8111H
Azalia CODEC - Realtek ALC892

Expansion Slots:
From CPU
PCI Express X16 Slot * 1
PCI Express X1 Slot * 1
M.2 Slot * 1

OCF IC:
UP6273

FUSION BLOCK DIAGRAM



01 Block Diagram	36 CPU Power VDDP-RT8125E		
02 Cover Sheet	37 CPU Power Connector/PWRGD		
03 FM4 DDR4 I/F	38 CPU Power uP9505 3+2 Phase		
04 AM4 PCIE/SATAE	39 CPU Power Phase 1-3		
05 AM4 Display/Audio	40 CPU Power NB Phase 1-2		
06 AM4 SVI/ACPI/GPIO	41 CPU Power NB Switch/NCT3933		
07 AM4 LPC/SPI/USB/CLK/STRAP	42 UP6273 CURRENT SENSE		
08 AM4 Power/RTC Power/ 09 AM4 GND	43 ATX/Front Panel		
10,11 DDR4-DIMM CH-A/B	44 ALL LED Control		
12,13 DDR4-POWER/GND	45 BOM Option		
14 Promontory-PCIE/SATA/SATAE	46 RTC Circuit/Moat Cap		
15 Promontory-USB/OC	47 History		
16 Promontory-CLK/ACPI/GPIO	48 Power Sequence		
17 Promontory-Power / 18 Promontory-GND	49 Power Delivery		
19 PCIE X16(X1*2) SLOT	50 GPIO MAP		
20 SIO NCT5565			
21 CPU/SYS FAN Control TYPE K			
22 LAN-RTL8111H			
23 / 24 Audio ALC887			
25 USB Rear PS2+USB2.0			
26 USB Rear LAN+USB3.1 GEN1			
27 USB Front Side			
28 SATA Connector			
29 DVI Connector			
30 DP to VGA ITE6516			
31 ACPI uPI-5VDIMM&3VSB			
32 PM-NB681-1.05V/GS7133-2.5V			
33 DDR PWR VPP25/VTT-MP2143			
34 DDR Power-RT8231AGQW			
35 CPU Power 1P8V-MP2147			




Table 6. DRAM Memory Interface Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types			
			0	1	2	3
MA_ZVDDIO_MEM_S3, MB_ZVDDIO_MEM_S3	A	Compensation Resistor to VDDIO_MEM_S	X			
MA_ZVSS, MB_ZVSS	A	DRAM Compensation Resistor to VSS	X	X	X	X














Table 4. Digital Display Interface (DDI) Pin Descriptions

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
DP0_TXP[3:0], DP0_TXN[3:0], DP1_TXP[3:0], DP1_TXN[3:0], DP2_TXP[1:0], DP2_TXN[1:0]	O-PCIe-D	DisplayPort Differential Transmitter	X	X		X	
DP2_TXP[3:2], DP2_TXN[3:2]	O-PCIe-D	DisplayPort Differential Transmitter	X			X	
DP0_AUXP, DP0_AUXN, DP1_AUXP, DP1_AUXN, DP2_AUXP, DP2_AUXN ¹	B-IO18-D	DisplayPort Auxiliary Channel	X	X		X	
DP0_HPD, DP1_HPD, DP2_HPD ²	I-IO18-S	DisplayPort Hot Plug Detect	X	X		X	
DP_AUX_ZVSS	A	Compensation Resistor to VSS	X				
DP_ZVSS	A	Compensation Resistor to VSS	X				

- Notes:
- DisplayPort Auxiliary Channel pins are dual-mode pins and are 3.3V tolerant. In I2C mode AUXP pins change to SCL, and AUXN pins change to SDA. During this operation the pin type is B-IO33-OD.
 - Hot Plug Detect pins are 3.3V tolerant.

2019/4/10
DDI routing passed to follow up PM spec

For HDMI

For DVI

For DP to VGA

No fuction for Typel

For Debug2

For Debug2

Not support Type2

K14 PIN: 有HDMI SPEC的話需Pull-up ENBLE功能



Table 5. LCD Power Interface Pin Descriptions

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
DP_BLON	O-IO18-S	Display Panel Backlight Enable	X	X		X	
DP_DIGON	O-IO18-S	Display Panel Power Enable	X	X		X	
DP_STEREO SYNC	B-IO18-S	Signal used to drive active shutter glasses for stereoscopic 3D viewing on 120-Hz panels.	X	X		X	
DP_VARY_BL	O-IO18S	Display Backlight Brightness Control	X	X		X	

msi MICRO-STAR INT'L CO.,LTD.

Title AM4 DISPLAY/AUDIO

Size Document Number MS-7C52..

Date: Wednesday, July 24, 2019

Sheet 5 of 52

Rev 11

Strapping Options

2019/5/14
R349 & R343 passed to follow up PM's spec

	R349	R343
01s	X	●
02s	●	X
03s	●	X

	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator	SPI ROM
	(Default)	(Default)	(Default)
PULL LOW	LPC device Boot Fail Timer Disabled	Configured for External clock generator	LPC ROM
	(Default)	????	


	3VSB	CPU_1P8	3VSB
	R367 10K/4	R315 10K/4	R297 10K/4
		SPI_CLK_R [6,32,37,43]	SYSREST#
	R366 X_2K1%/4	R306 X_2K1%/4	R298 X_2K1%/4


	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic	Use 48Mhz crystal clock and generate both internal and external clocks	Normal reset mode
	(Default)	(Default)	(Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode

	PWR_SB_SW	RTCCLK
	R378 10K/4	PULL HIGH RTC Coin Battery is on board
		(Default)
	R373 X_2K1%/4	PULL LOW RTC Coin Battery is not on board

Title		MSI MICRO-STAR INT'L CO.,LTD.	
Size		Document Number	
		MS-7C52..	
Date:		Wednesday, July 24, 2019	
Rev		11	
Sheet		7 of 52	

2019/5/2
R2387 is added by Ryan's comment





msi MICRO-STAR INT'L CO.,LTD.

Title **AM4 GND**

Size Document Number
MS-7C52..

Date: Wednesday, July 24, 2019

Rev
11

Sheet 9 of 52

A1



A

VCC_DDR

R263 1K/4 MA_EVENT_L

DIMMA1A

51 DQS17P
52 DQS17N
132 DQS16P
133 DQS16N
121 DQS15P
122 DQS15N
110 DQS14P
111 DQS14N
99 DQS13P
100 DQS13N
40 DQS12P
41 DQS12N
29 DQS11P
30 DQS11N
18 DQS10P
19 DQS10N
7 DQS9P
8 DQS9N
187 DQS8P
188 DQS8N
278 MA_DQS_H7
277 MA_DQS_L7
267 MA_DQS_H6
266 MA_DQS_L6
256 MA_DQS_H5
255 MA_DQS_L5
245 MA_DQS_H4
244 MA_DQS_L4
186 MA_DQS_H3
185 MA_DQS_L3
175 MA_DQS_H2
174 MA_DQS_L2
164 MA_DQS_H1
163 MA_DQS_L1
153 MA_DQS_H0
152 MA_DQS_L0
218 MA_CLK_H1
219 MA_CLK_L1
74 MA_CLK_H0
75 MA_CLK_L0
235 C2
237 S3_N_C1
93 S2_N_C0
89 MA0_CS_L1
84 MA0_CS_L0
203 MA0_CKE1
80 MA0_CKE0
91 MA0_ODT1
87 MA0_ODT0
199 CB-7
54 CB-6
192 CB-5
47 CB-4
201 CB-3
56 CB-2
194 CB-1
49 CB-0
58 MA_RESET_L
78 MA_EVENT_L
208 MA_ALERT_L
62 MA_ACT_L
222 MA_PAROUT
230 SAVE_N_NC
144 RFU-0
205 RFU-1
227 RFU-2

DDRIV-288P

280 MA_DATA63
135 MA_DATA62
273 MA_DATA61
128 MA_DATA60
282 MA_DATA59
137 MA_DATA58
275 MA_DATA57
130 MA_DATA56
269 MA_DATA55
124 MA_DATA54
262 MA_DATA53
117 MA_DATA52
271 MA_DATA51
126 MA_DATA50
264 MA_DATA49
119 MA_DATA48
258 MA_DATA47
113 MA_DATA46
251 MA_DATA45
106 MA_DATA44
260 MA_DATA43
115 MA_DATA42
253 MA_DATA41
108 MA_DATA40
247 MA_DATA39
102 MA_DATA38
240 MA_DATA37
95 MA_DATA36
243 MA_DATA35
104 MA_DATA34
242 MA_DATA33
97 MA_DATA32
188 MA_DATA31
43 MA_DATA30
181 MA_DATA29
36 MA_DATA28
190 MA_DATA27
45 MA_DATA26
183 MA_DATA25
38 MA_DATA24
177 MA_DATA23
32 MA_DATA22
170 MA_DATA21
25 MA_DATA20
179 MA_DATA19
34 MA_DATA18
172 MA_DATA17
27 MA_DATA16
166 MA_DATA15
21 MA_DATA14
159 MA_DATA13
14 MA_DATA12
168 MA_DATA11
23 MA_DATA10
161 MA_DATA9
16 MA_DATA8
155 MA_DATA7
10 MA_DATA6
148 MA_DATA5
3 MA_DATA4
157 MA_DATA3
12 MA_DATA2
150 MA_DATA1
5 MA_DATA0

207 MA_BG1
63 MA_BG0
224 MA_BANK1
81 MA_BANK0

234 MA_ADD_17
82 MA_RAS_L
86 MA_CAS_L
228 MA_WE_L
232 MA_ODT13
65 MA_ADD12
210 MA_ADD11
225 MA_ADD10
66 MA_ADD9
68 MA_ADD8
211 MA_ADD7
69 MA_ADD6
213 MA_ADD5
214 MA_ADD4
71 MA_ADD3
216 MA_ADD2
72 MA_ADD1
79 MA_ADD0

141 SMB_CLK_DIMM
285 SMB_DATA_DIMM

238 SA-2
140 SA-1
139 SA-0

DIMM1 (CHANNEL-A) -A0
ADDRESS = 0:0 [SA1:SA0]

[6.38.41.45] SCLK0 SCLK0 R427 X R/2 SMB_CLK_DIMM [11]
[6.38.41.45] SDATA0 SDATA0 R431 X R/2 SMB_DATA_DIMM [11]

<< MA_DATA[63..0] [3]

2018/5/13

The footprint of DIMMA1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment

<< MA_ADD[13..0] [3]



MICRO-STAR INT'L CO.,LTD.

Title DDR4 DIMM CH-A

Size Document Number


MS-7C52..

Date: Wednesday, July 24, 2019

Sheet 10 of 52

Rev



11



DIMM SLOT PN BY SPEC

2018/5/13

The footprint of DIMMA1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment





2018/5/13

The footprint of DIMMA1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment

DDR VREF



(place resistors close to DIMMs)





2018/5/13

The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment




2018/5/13

The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment

DDR VREF

(place resistors close to DIMMs)



msi MICRO-STAR INT'L CO.,LTD.

Title **DDR4-POWER/GND-2**

Size Document Number
MS-7C52..

Date: Wednesday, July 24, 2019

Rev
11

Sheet 13 of 52

2019/4/26
B450 SKU is added by PM spec updated



Appendix G SATA Port to DEVSLP Mapping

SATA port	DEVSLP signal
SATA_TX/RXP[N][0]	DEVSLP0
SATA_TX/RXP[N][1]	DEVSLP1
SATA_TX/RXP[N][2]	DEVSLP2
SATA_TX/RXP[N][3]	DEVSLP3
SATAE_TX/RXP[N][0]	SATAE_CLKREQ0N
SATAE_TX/RXP[N][1]	DEVSLP4
SATAE_TX/RXP[N][2]	SATAE_CLKREQ1N
SATAE_TX/RXP[N][3]	DEVSLP5

AMD 300-Series Chipsets, "Promontory" Sub-Family
Data Sheet

55553 Rev. 1.10 May 2018

Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

Appendix F SATA Port to SATA LED Mapping

SATA port	SATA LED
SATA_TX/RXP[N][0]	SATALED0
SATA_TX/RXP[N][1]	SATALED1
SATA_TX/RXP[N][2]	SATALED2
SATA_TX/RXP[N][3]	SATALED3
SATAE_TX/RXP[N][0]	SATALED4
SATAE_TX/RXP[N][1]	SATALED5
SATAE_TX/RXP[N][2]	SATALED6
SATAE_TX/RXP[N][3]	SATALED7

2019/7/18 (1.1 only)

The name of net is changed from SATA_LED# to PM_SATA_LED# by SATA_ACT_L function fails with Matisse

PROM1 ONLY



55553 Rev. 1.10 May 2018

AMD 300-Series Chipsets, "Promontory" Sub-Family
Data Sheet

55553 Rev. 1.10 May 2018


Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

				msi		MICRO-STAR INT'L CO.,LTD.	
Title		Promontory-USB/OC					
Size	Document Number		Rev				
	MS-7C52..		11				
Date:	Wednesday, July 24, 2019		Sheet	15	of	52	

Appendix E GPP Port to GPP_CLK*N Pin Mapping

GPP Clock	CLKREQ#
GPP_CLKP[0]	GPP_CLKREQ0N
GPP_CLKP[1]	GPP_CLKREQ1N
GPP_CLKP[2]	GPP_CLKREQ2N
GPP_CLKP[3]	GPP_CLKREQ3N
GPP_CLKP[4]	GPP_CLKREQ4N
GPP_CLKP[5]	GPP_CLKREQ5N
GPP_CLKP[6]	GPP_CLKREQ6N
GPP_CLKP[7]	GPP_CLKREQ7N




Vinafix.com

Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
FROM4	USB_SSP Port0-1	USB_SS Port 0-5	USB_HSD Port0-13	USB_SSP Port0
FROM3	USB_SSP Port0-1	USB_SS Port 0-5	USB_HSD Port0-13	USB_SSP Port0
FROM2	USB_SSP Port0-1	USB_SS Port 0-1	USB_HSD Port0-5 USB_HSD Port10-13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0-5 USB_HSD Port10, 12-13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
FROM4	SATA port0-3	SATAE port0-3	GPP lane0-7	CLK0-7
FROM3	SATA port0-3	SATAE port0-3	GPP lane0-7	CLK0-7
FROM2	SATA port0-1	SATAE port0-1	GPP lane0-1 GPP lane4-7	CLK0-1 CLK4-7
PROM1	SATA port0-1	SATAE port0-1	GPP lane4-7	CLK4-7





BOM OPTION

VCC3	R629 10K/4	R642 10K/4	R652 X_10K/4	GPIO2 R630 10K/4	GPIO3 R641 10K/4	GPIO4 R655 10K/4
------	------------	------------	--------------	------------------	------------------	------------------

	01S	02S	03S
GPIO2	0	1	0
GPIO3	0	0	1
GPIO4	0	0	0

2019/7/23 (1.1 only)
VCC3 is changed to VCC3 by circuit correctness



msi MICRO-STAR INT'L CO.,LTD.

Promontory-CLK/ACPI/GPIO

Size Document Number
MS-7C52..

Date: Wednesday, July 24, 2019

Sheet 16 of 52


Rev 11

2019/4/30
B450 SKU is added by PM spec updated


GND

218-0891004

5.5A at +12V
3A at VCC3
375mA at 3VSB




2019/4/30
EC35 is changed to C71-27117Y1-A05
by PM spec updated.



2019/4/30
EC36 is changed to C71-56106K1-A05
by PM spec updated


0.5A at +12V
3A at VCC3
375mA at 3VSB



2019/4/15
PCI E3, C647, C648, R800 are deleted by PM spec.

2019/7/25
C527, R600 are unstuffed by U81 unstuffed


within 500mi




From SIO	[20] PLTRST_BU2#_R	R233#	X 22R1%0402	PLTRST_BU2#	R812	100R1%/4	PCIERS
From FCH	[16,22] PLTRST_BU1#_LAN	R233#	X R/2				

Co-lay FCH Reset for meet FCH sequence. See 55553

SMB_SEL
GPIO Default High




Vinafix.com




msi MICRO-STAR INT'L CO.,LTD.
 Title **PCIE X16(X1*2) SLOT**

Size	Document Number	Rev
	MS-7C52..	11
Date: Thursday, July 25, 2019	Sheet 19 of 52	

1




PIN	5563D NAME	Circuit NAME	0	1
18	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E
19	FANOUT_DEF_EN	DTRA#	CPU FANOUT default RPM 50%.	CPU FANOUT default RPM 100%
21	TESTMODE1_EN	SOUTA	DISABLE TEST1MODE	ENABLE TEST1MODE
14	ESPI_EN	GA20M	ENABLE LPC	ENABLE ESPI
35	DSW_EN	DSW_EN	DISABLE	ENABLE DSW_EN



Four circuit diagrams showing the power supply connections for the CPU, VIN, VIN1, and VIN2. Each diagram includes a voltage source, a series resistor, a parallel combination of a resistor and a capacitor, and a load capacitor. The components are labeled with their values and part numbers.

- CPU/Vcore:** A voltage source labeled **VCORE** is connected to a series resistor **R350** (10K1%/4). This is followed by a parallel combination of a resistor **R368** (X_10K1%/4) and a capacitor **C356** (10u6.3X/6). The output is labeled **CPU/Vcore**.
- VIN:** A voltage source labeled **+12V** is connected to a series resistor **R369** (220K1%/4). This is followed by a parallel combination of a resistor **R370** (20K1%/4) and a capacitor **C344** (Co.1u16X0402). The output is labeled **VIN0**.
- VIN1:** A voltage source labeled **VCC5** is connected to a series resistor **R372** (12K1%/4). This is followed by a parallel combination of a resistor **R359** (3K1%/4) and a capacitor **C351** (Co.1u16X0402). The output is labeled **VIN1**.
- VIN2:** A voltage source labeled **VCCP_NB** is connected to a series resistor **R362** (10K1%/4). This is followed by a parallel combination of a resistor **R407** (X_10K1%/4) and a capacitor **C316** (10u6.3X/6). The output is labeled **VIN2**.



For CPU Under Socket

HM_VREF

R719
10K1%4

CPUTIN

RT5
10KT1%4

C684
C2200p50X/4

GNDHM

For System Close to SIO


SYSTIN

Q52


C379
C2200p50X/4

GNDHM


P-PMBS3908



FAN(direct PWM mode_)




2019/4/15
U2, C5, R8, C9, C23 are deleted; R1517, R1518, Q149 are added; R4 is changed to 2.2Kohm by PM spec.
2019/4/15
C13 is changed from 22uF to 10uF; D5, C10, C6 are deleted by the latest module circuit
2018/5/9
R1517, R1518, R4 are deleted and then RN13 is added by cost reduction.




2019/4/15
U3, C14, R21, C20, C32 are deleted; Q150, R1520, R1519 are added; R20 is changed to 2.2Kohm by PM spec
2019/4/15
C29 is changed from 22uF to 10uF; D8, C21, C15 are deleted by the latest module circuit
2018/5/9
R1520, R1519, R20 are deleted and then RN14 is added by cost reduction.

PS2

TVS P/N:
D0G-45B0510-I14



layout note:
C21 must close to TVS pin5
TVS must near KB MS1 connector and route without branch
Varistor must close to TVS and route without branch



2019/4/10
About PS2 circuit move from the page 25

2019/4/10
KB_MS1 is changed to N56-12F0151-H06 by PM spec.



MICRO-STAR INT'L CO.,LTD.

Title CPU FAN Control

Size Document Number

MS-7C52..


Date: Wednesday, July 24, 2019

Sheet 21 of 52

Rev

11

RTL8111G/RTL8111H Giga LAN



8111G:MAX: 244mA
8111H:MAX:177.57mA

For surge improvement

Pin33: 4 via from top layer to GND layer
and make the via at the center of IC.

Vinafix.com


8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

LAN Connector




2019/5/8
U50.5 is changed from VCC3 to 3VSB by Ryan's comment
3VSB

2019/4/10
LAN_USB1B is changed to N58-22F0731-F02 by PM spec.



2015.06.22

ESD Protect
UL2&UL3 close to connector



msi MICRO-STAR INT'L CO.,LTD.

Title LAN-RTL8111H

Size Document Number

MS-7C52..

Date: Wednesday, July 24, 2019

Rev

11

Sheet 22 of 52

Type B: ALC892/887

Follow APU power well

CA14 closed PIN25
CA31 closed PIN38
CA30 closed PIN38

11mA CPU_1P8_55

VCC3

11mA Closed PIN1

CA20 10u6.3X/6

CA19 C0.1u16X0402

Closed PIN9

Closed Codec

CA28 X_10u6.3X/6

CA18 C0.1u16X0402

U1

CA22 X_10p50N/4

CA24 10u6.3X/6

CA16 10u6.3X/6

CA17 10u6.3X/6

CA12 10u6.3X/6

CA11 10u6.3X/6

CA10 10u6.3X/6

CA9 10u6.3X/6

CA8 10u6.3X/6

CA7 10u6.3X/6

CA6 10u6.3X/6

CA5 10u6.3X/6

CA4 10u6.3X/6

CA3 10u6.3X/6

CA2 10u6.3X/6

CA1 10u6.3X/6

CA0 10u6.3X/6

CA-1 10u6.3X/6

CA-2 10u6.3X/6

CA-3 10u6.3X/6

CA-4 10u6.3X/6

CA-5 10u6.3X/6

CA-6 10u6.3X/6

CA-7 10u6.3X/6

CA-8 10u6.3X/6

CA-9 10u6.3X/6

CA-10 10u6.3X/6

CA-11 10u6.3X/6

CA-12 10u6.3X/6

CA-13 10u6.3X/6

CA-14 10u6.3X/6

CA-15 10u6.3X/6

CA-16 10u6.3X/6

CA-17 10u6.3X/6

CA-18 10u6.3X/6

CA-19 10u6.3X/6

CA-20 10u6.3X/6

CA-21 10u6.3X/6

CA-22 10u6.3X/6

CA-23 10u6.3X/6

CA-24 10u6.3X/6

CA-25 10u6.3X/6

CA-26 10u6.3X/6

CA-27 10u6.3X/6

CA-28 10u6.3X/6

CA-29 10u6.3X/6

CA-30 10u6.3X/6

CA-31 10u6.3X/6

CA-32 10u6.3X/6

CA-33 10u6.3X/6

CA-34 10u6.3X/6

CA-35 10u6.3X/6

CA-36 10u6.3X/6

CA-37 10u6.3X/6

CA-38 10u6.3X/6

CA-39 10u6.3X/6

CA-40 10u6.3X/6

CA-41 10u6.3X/6

CA-42 10u6.3X/6

CA-43 10u6.3X/6

CA-44 10u6.3X/6

CA-45 10u6.3X/6

CA-46 10u6.3X/6

CA-47 10u6.3X/6

CA-48 10u6.3X/6

CA-49 10u6.3X/6

CA-50 10u6.3X/6

CA-51 10u6.3X/6

CA-52 10u6.3X/6

CA-53 10u6.3X/6

CA-54 10u6.3X/6

CA-55 10u6.3X/6

CA-56 10u6.3X/6

CA-57 10u6.3X/6

CA-58 10u6.3X/6

CA-59 10u6.3X/6

CA-60 10u6.3X/6

CA-61 10u6.3X/6

CA-62 10u6.3X/6

CA-63 10u6.3X/6

CA-64 10u6.3X/6

CA-65 10u6.3X/6

CA-66 10u6.3X/6

CA-67 10u6.3X/6

CA-68 10u6.3X/6

CA-69 10u6.3X/6

CA-70 10u6.3X/6

CA-71 10u6.3X/6

CA-72 10u6.3X/6

CA-73 10u6.3X/6

CA-74 10u6.3X/6

CA-75 10u6.3X/6

CA-76 10u6.3X/6

CA-77 10u6.3X/6

CA-78 10u6.3X/6

CA-79 10u6.3X/6

CA-80 10u6.3X/6

CA-81 10u6.3X/6

CA-82 10u6.3X/6

CA-83 10u6.3X/6

CA-84 10u6.3X/6

CA-85 10u6.3X/6

CA-86 10u6.3X/6

CA-87 10u6.3X/6

CA-88 10u6.3X/6

CA-89 10u6.3X/6

CA-90 10u6.3X/6

CA-91 10u6.3X/6

CA-92 10u6.3X/6

CA-93 10u6.3X/6

CA-94 10u6.3X/6

CA-95 10u6.3X/6

CA-96 10u6.3X/6

CA-97 10u6.3X/6

CA-98 10u6.3X/6

CA-99 10u6.3X/6

CA-100 10u6.3X/6

CA-101 10u6.3X/6

CA-102 10u6.3X/6

CA-103 10u6.3X/6

CA-104 10u6.3X/6

CA-105 10u6.3X/6

CA-106 10u6.3X/6

CA-107 10u6.3X/6

CA-108 10u6.3X/6

CA-109 10u6.3X/6

CA-110 10u6.3X/6

CA-111 10u6.3X/6

CA-112 10u6.3X/6

CA-113 10u6.3X/6

CA-114 10u6.3X/6

CA-115 10u6.3X/6

CA-116 10u6.3X/6

CA-117 10u6.3X/6

CA-118 10u6.3X/6

CA-119 10u6.3X/6

CA-120 10u6.3X/6

CA-121 10u6.3X/6

CA-122 10u6.3X/6

CA-123 10u6.3X/6

CA-124 10u6.3X/6

CA-125 10u6.3X/6

CA-126 10u6.3X/6

CA-127 10u6.3X/6

CA-128 10u6.3X/6

CA-129 10u6.3X/6

CA-130 10u6.3X/6

CA-131 10u6.3X/6

CA-132 10u6.3X/6

CA-133 10u6.3X/6

CA-134 10u6.3X/6

CA-135 10u6.3X/6

CA-136 10u6.3X/6

CA-137 10u6.3X/6

CA-138 10u6.3X/6

CA-139 10u6.3X/6

CA-140 10u6.3X/6

CA-141 10u6.3X/6

CA-142 10u6.3X/6

CA-143 10u6.3X/6

CA-144 10u6.3X/6

CA-145 10u6.3X/6

CA-146 10u6.3X/6

CA-147 10u6.3X/6

CA-148 10u6.3X/6

CA-149 10u6.3X/6

CA-150 10u6.3X/6

CA-151 10u6.3X/6

CA-152 10u6.3X/6

CA-153 10u6.3X/6

CA-154 10u6.3X/6

CA-155 10u6.3X/6

CA-156 10u6.3X/6

CA-157 10u6.3X/6

CA-158 10u6.3X/6

CA-159 10u6.3X/6

CA-160 10u6.3X/6

CA-161 10u6.3X/6

CA-162 10u6.3X/6

CA-163 10u6.3X/6

CA-164 10u6.3X/6

CA-165 10u6.3X/6

CA-166 10u6.3X/6

CA-167 10u6.3X/6

CA-168 10u6.3X/6

CA-169 10u6.3X/6

CA-170 10u6.3X/6

CA-171 10u6.3X/6

CA-172 10u6.3X/6

CA-173 10u6.3X/6

CA-174 10u6.3X/6

CA-175 10u6.3X/6

CA-176 10u6.3X/6

CA-177 10u6.3X/6

CA-178 10u6.3X/6

CA-179 10u6.3X/6

CA-180 10u6.3X/6

CA-181 10u6.3X/6

CA-182 10u6.3X/6

CA-183 10u6.3X/6

CA-184 10u6.3X/6

CA-185 10u6.3X/6

CA-186 10u6.3X/6

CA-187 10u6.3X/6

CA-188 10u6.3X/6

CA-189 10u6.3X/6

CA-190 10u6.3X/6

CA-191 10u6.3X/6

CA-192 10u6.3X/6

CA-193 10u6.3X/6

CA-194 10u6.3X/6

CA-195 10u6.3X/6

CA-196 10u6.3X/6

CA-197 10u6.3X/6

CA-198 10u6.3X/6

CA-199 10u6.3X/6

CA-200 10u6.3X/6

CA-201 10u6.3X/6

CA-202 10u6.3X/6

CA-203 10u6.3X/6

CA-204 10u6.3X/6

CA-205 10u6.3X/6

CA-206 10u6.3X/6

CA-207 10u6.3X/6

CA-208 10u6.3X/6

CA-209 10u6.3X/6

CA-210 10u6.3X/6

CA-211 10u6.3X/6

CA-212 10u6.3X/6

CA-213 10u6.3X/6

CA-214 10u6.3X/6

CA-215 10u6.3X/6

CA-216 10u6.3X/6

CA-217 10u6.3X/6

CA-218 10u6.3X/6

CA-219 10u6.3X/6

CA-220 10u6.3X/6

CA-221 10u6.3X/6

CA-222 10u6.3X/6

CA-223 10u6.3X/6

CA-224 10u6.3X/6


CA-225 10u6.3X/6

CA-226 10u6.3X/6

Rear Line OUT De-POP circuit


De-pop circuit for Rear Line out & Front Headphone out)

2019/5/8
RA13 pull up to VCC3 by module circuit



Digital


Analog



2019/7/25
RA14, RA13, QA2, QA3, RA15, CA7, RA19, RA20, QA7, CA15, RA10, RA11, QA1, RA30, RA29, QA6 are unstuffed by PM request(2019/7/24)


20181203
Remove Audio LED,
RA73、RA71、RA72、RA74、RA75、RA76、LEDA4、LEDA2、LEDA3、LEDA6、LEDA5、LEDA7、QA4、QA5 unstuff.

使用測光LED



Change P/N by PM SPEC

Vinafix.com






2019/4/26
The pin1 of MH3, MHA1 are changed to GND by CND rule

2019/7/19 (1.1 only)
The footprint of MH3, MHA1 are changed from HOLES_4S to Holes_4s_CND by Eric's comment(2019/7/17)


Title		MICRO-STAR INT'L CO.,LTD.	
Size		Document Number	
Date		Rev	
Date: Thursday, July 26, 2019		11	
Sheet		24 of 52	

USB

2019/4/10
About PS2 circuit move to the page 21





2019/4/10
LAN_USB1A is changed to N58-22F0731-F02 by PM spec.




2019/4/30
EC2 is changed to C71-56106K1-A05
by PM spec updated
2019/5/3
EC2 is deleted by cost reduction

2019/5/3
R2401, R2394, U25, R2395, Q154, R2399,
R2396, R2397, Q155, R2400, R2398 are added
by Ryan's comment

USB Power




2019/5/3
EC12, EC30 are moved from page26 by cost reduction



2019/5/3
EC37 is moved from page27 by cost reduction

APU_USB_OC



	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

msi MICRO-STAR INT'L CO.,LTD.
USB Rear PS2+USB2.0





Size Document Number
MS-7C52..

Date: Wednesday, July 24, 2019

Sheet 25 of 52

Rev
11

USB 3.1 GEN1







2019/4/30

EC12 is changed to C71-56106K1-A05 by PM spec updated

2019/5/3



EC12 is moved to page25 by cost reduction

USB3.1 GEN1



2019/4/10

USB2 is changed to N53-18M0091-F02 by PM spec.










2019/4/30

EC30 is changed to C71-56106K1-A05 by PM spec updated


2019/5/3

EC30 is moved to page25 by cost reduction

Front USB2.0







2019/4/30
EC37 is changed to C71-56106K1-A05
by PM spec updated
2019/5/3
EC37 is moved to page25 by cost reduction




Vinafix.com

Front USB3.1 GEN1







2018/5/13
The footprint of JUSB3 is changed to BH2X10_2MM_NP20_USB3 by the latest result by Ryan's comment



2019/4/30
EC41 is changed to C71-1011701-A05
by PM spec updated.
2019/5/3
EC41 is deleted by cost reduction

USB3.0
D0G-06A050C-A68 Main
D0G-05A0300-I14 AVL
USB2.0
D0G-0200529-A68 Main
D0G-0100619-I05 AVL

SATA Connector



MICRO-STAR INT'L CO.,LTD.

Title SATA Connector

Size Document Number
MS-7C52..




Date: Wednesday, July 24, 2019

Rev
11





Sheet 28 of 52

DVI level shifter




VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)



2016.01.11 Dual MOS change to single MOS, reduce CM noise by EMI Suggestion



2019/4/10
VGA_DVII is changed to N58-43F0111-EB6 by PM spec.




Title DVI Connector

Size Document Number MS-7C52..


Date: Wednesday, July 24, 2019

Rev 11
Sheet 29 of 52


2019/5/8
Note: 7C52-02S are all no unstuff expect for DV1, FSV1, CV38, VGA_DVI1
20181203:
If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining
UV1 change to B0B-6516B3C-I15, FW改善省电.





System Status	GPIO	IT6516b's HPD
Legacy Mode (VBIOS) /DOS Mode	HIGH	Force HIGH
Windows /UEFI Mode (GOP)	LOW	Depend on VGA device's plug/unplug



add D-sub function 0225




P/N Change for VESA 1.2 SPEC PASS



Title		MICRO-STAR INT'L CO.,LTD.	
Size		Document Number	
Rev		MS-7C52..	
Date		Wednesday, July 24, 2019	
Sheet		30 of 52	

2019/5/6
FSV1 is changed to D08-0101700-P16 by Ivy's comment

5VDIMM FOR DDR




2019/5/8
R2402 is added by Ryan's comment

[25] DIMM_VCCDRV << DIMM_VCCDRV


[25] DIMM_SBDREV << DIMM_SBDREV

5VDUAL For 3VSB、CPU 1.8V、VDDP




2019/4/17
R60, C79, Q9, R55, C67 are deleted by Ryan's comment

SIO_3VA


$$I_{\max} = 0.02 \text{ A}$$

3VSB cost down





2019/4/18
R59, Q2, R62, Q81, R114 are deleted
by Ryan's comment

2019/4/18
R549 is changed from 2.2Kohm to 49.9Kohm; R753 is changed from 3.3Kohm to 100kohm; R2342 is added; C435 is changed from 0.1uF to 2.2uF; D39 is unstuffed; Q72 is stuffed by Ryan's comment

2DIMM :1.12A FOR DDR VPP2.5V

Input Current= $I_{out} \cdot \sqrt{(V_{out}/V_{in}) \cdot (1 - V_{out}/V_{in})} = 1.5A$



Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to VIN limits the EN input current below 40µA to prevent damage to the Zener diode. For example, when connecting a 604kΩ pull-up resistor to 12V VIN, $I_{ZENER} = (12V - 2.8V) / (604k\Omega + 35k\Omega) = 14\mu A$.





Figure 2: Zener Diode between EN and GND

2019/4/12

U34 is changed from MP2143 to MP2333; L29, C443 are deleted and C1992 is added by Ryan's comment




2019/4/12

R351 is changed from 2.2Kohm to 100Kohm; R347 is changed from 3.3Kohm to 82kohm; C310 is unstuffed by MP2333 solution

2019/5/7

R351 is changed from 100kohm to 3.3Kohm; R347 is changed from 82Kohm to 2.2Kohm by Ryan's comment



2019/4/12

R1500, R1501, R1498, Q36, Q31, R731, R239 are added by MP2333 solution

15.5A FOR CPU
4.75A FOR 2DIMM
0.6A FOR DDR VTT

5VDIMM

R99
100KR0402

DDR_PWRGD

ATX_5VSB

UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K

$$R_{LIMIT} = I_{LIMIT} \times R_{DS(ON)} \times 10 / 5\mu A$$
$$\begin{aligned} I_{ocp} &= 20.85A \times 1.3 = 27.105A \\ R_{limit} &= I_{ocp} \times R_{dson}(low) \times 10 / 5u \\ &= 27.105 \times 3.9m \times 10 / 5u \\ &= 211.419K\Omega \end{aligned}$$

$$\begin{aligned} I_{in} &= (I_{ocp} \cdot V_{out}) / (0.8 \cdot V_{in}) \\ &= (27.105A \cdot 1.21) / (0.8 \cdot 5) \\ &= 8.199A \end{aligned}$$

$$\begin{aligned} I_{rms} &= I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))} \\ &= 20.85 * \sqrt{0.183436} \\ &= 8.929936A \end{aligned}$$

$$I_{rms} = I_{out} * \text{SQRT}\{D/N - (D)^2\}$$

VCCDDR:
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$
 $N = \text{Phase number} = 1$
 $= 20.85A * \text{SQRT}(0.24 - 0.0576)$
 $= 5.21A$

VID	Reference Voltage (V)
H	0.675
L	0.75

 $2V$ $F = 400 \text{ kN}$

By layout modify

VCC_DDR

R249 close to DIMM side
10R1%/4

$$V_{VDDQ}(\text{Valley}) = V_{REF} \times \left(1 + \left(\frac{R_1}{R_2} \right) \right)$$

$$\begin{aligned} V_{out} &= V_{ref} \times (1 + R_1/R_2) \\ &= 0.75 \times (1 + 1/1.62) \\ &= 1.213 \text{V} \end{aligned}$$

Default = 1.21V

2019/4/17
R181 is changed from 1.24kohm to 1.62Kohm
by same as 400 series from Ryan's comment

$$L = \frac{t_{ON} \times (V_{IN} - V_{VDDQ})}{L_{IR} \times I_{LOAD(MAX)}}$$

L= $\frac{t_{ON} \cdot (V_{IN} - V_{DDQ})}{(LIR \cdot I_{LOAD}(MAX))}$
 $t_{ON}=636.4456ns$
 LIR: 20%~40%
 L: 0.63uH~1.27uH???

0.1uFx1 per dimm

Imax: 20.85A
1.2V

VCC DDF

C851



msi MICRO-STAR INT'L CO.,LTD.

Title **DDR Power-RT8231AGQW**

Size	Document Number
------	-----------------

MS-7C52..

Date: Wednesday, July 24, 2019

Rev

11



Sheet 34 of 52

0.5A

0.9A

2019/4/12


L19, R479, R469, C423, C394 are deleted; R451 is changed from 2.2Kohm to 10Kohm; R445 is unstuffed; R472 is unstuffed; R1503, C1544, C1545, C1546, R1505 C1983 are added; U42 is changed to MP2329; R1504, R1508, C1551 are reseverd; C387 is changed from 0.1uF to 22uF by Ryan's comment



CPU 1P8V S5



CPU: VDD_18_S5@0.5A
CPU: VDDIO_Audio@0.25A
CHIP: VDD_18_S5@0.1A

```
CPU_1P8: 2.5A
CPU_VDDP_S5: 1A
CHIP_SOC_S5: 1A
```



Vinafix.com



2.0A



CPU VDDP

CPU: VDDP@8.5A

Input Current = $(8.5A \cdot 0.9V) / 12V / 0.8 = 0.8A$
 Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{((V_o/V_i) \cdot (1 - (V_o/V_i)))}$
 $= 13 \cdot \sqrt{((0.9/12) \cdot (1 - (0.9/12)))} = 3.42A$
 Choke Irms = 5A



$$L = (V_{out} / (F_{sw} \cdot I_{ripple})) \cdot (1 - (V_{out} / V_{in}))$$

$$0.9 / (700K \cdot 8.5 \cdot 0.3) \cdot (1 - (0.9/12)) = 0.47\mu H$$

$$0.9 / (700K \cdot 8.5 \cdot 0.5) \cdot (1 - (0.9/12)) = 0.28\mu H$$

Isat: 22A



0.9V@8.5A

OCP=13A
CPU_VDDP

I_{max}: 8.5A

CPU_VDDP need to confirm 1.05V

20180822
fix PG glitch when VCC3 ramp up, C386 stuff.



$$V_{out} = V_{ref} \cdot \{1 / [R450 \cdot (1 / R438 + 1 / R1492)] + 1\}$$


$$= 0.6 \cdot \{1 / [1.33k \cdot (1 / 1k + 1 / 1m)] + 1\}$$

$$= 1.0506V$$


CPU VDDP S5

CPU: VDDP_S5@1A

2019/7/19
D28 is unstuffed by 7B86 v4.0 referred




2019/4/18
Q98 is deleted by Ryan's comment



2019/4/16

R490, C436, Q95, R464 are unstuffed by Ryan's comment

VDDP_VSB_FB



$$V_{out} = V_{ref} \cdot (1 + R489 / R488)$$

$$= 0.8 \cdot (1 + 1K / 3.16K)$$

$$= 1.053V$$



MICRO-STAR INT'L CO.,LTD.

CPU Power VDDP-RT8125E

Size Document Number

MS-7C52..


Date: Wednesday, July 24, 2019

Sheet 36 of 52


Rev

11

VRM_Enable circuit



ALL POWER GOOD MUX




CPU VDDP NOT SUPPORT TYPE2

When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state. If you're buffer use 3.3V_S0 and you need Pull-down 100K If you're buffer use 3.3V_S5 and you don't need PD.

S0 PG

S5 PG



VCORE 95W TDC:80A EDC:125A
VCORE 65W TDC:65A EDC:95A

2019/4/10
VRM passed to follow up PM spec

2019/4/11
CHOKE5, CHOKE6, CHOKE4 are changed to L04-22B7601-T15 by Ryan's comment

2019/4/11
VQ13, VQ14, VQ10 are changed to D03-4337N0C-ST8 and VQ15, VQ16, VQ17, VQ18, VQ12 are changed to D03-4503N0C-ST8 by Ryan's comment(same as 7A36-3.0)

2019/4/25
VC44, VC40, VC41 are changed to 0.1uF; VR105, VR97, VR99 are changed to 2.32Kohm; VR139, VR140, VR141 are added to 2.26Kohm by vendor's suggestion

0.00625V~1.55V


I_{max}:125A

VCORE

- EC40 1+ 2 CD560u6.3SO-HF-5
- EC42 1+ 2 CD560u6.3SO-HF-5
- EC45 1+ 2 CD560u6.3SO-HF-5
- EC46 1+ 2 CD560u6.3SO-HF-5
- EC47 1+ 2 CD560u6.3SO-HF-5
- EC48 1+ 2 CD560u6.3SO-HF-5

2019/4/30

EC40, EC42, EC45, EC46, EC47, EC48 are changed to C71-56106K1-A05 by PM spec updated





VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A



2019/4/10
VRM passed to follow up PM spec

2019/4/11
CHOKE7, CHOKE8 are changed to L04-22B7601-T15 by Ryan's comment

2019/4/11
VQ20, VQ24, VQ21, VQ25 are changed to D03-4337N0C-ST8 and VQ22, VQ26, VQ19, VQ23 are changed to D03-4503N0C-ST8 by Ryan's comment(same as 7A36-3.0)



2019/4/25
VC45, VC51 are changed to 0.1uF; VR114, VR108 are changed to 2.32Kohm; VR142, VR144 are added to 2.26Kohm by vendor's suggestion



0.00625V~1.55V

Imax : 75A

VC55
C1u16X/6

VC54
C10u16X/8

CHOKE7

CH-0.22u48A0.54m-HF

VR115
2.2R/1%6

VC52
C1000p50X/4

VR114
2.32KR1%0402-HF

VR142
2.26KR1%0402

VC45
C0.1u25X/402-HF

VR113
X_0R/4

[38] VCCP_NB_ISEN1PA
[38] VCCP_NB_ISEN1NA

Close to IC

VCCP_NB

EC43 1+ 2 CD560u6.3SO-HF-5

EC44 1+ 2 CD560u6.3SO-HF-5

EC50 1+ 2 CD560u6.3SO-HF-5

2019/4/22
EC49 is deleted by Ryan's comment

2019/4/30
EC43, EC44, EC50 are changed to
C71-56106K1-A05 by PM spec updated

teknisi indonesia

CHOKE8

CH-0.22u48A0.54m-HF

VR106
2.2R/1%6

VC50
C1000p50X/4

VR108
2.32KR1%0402-HF

VR144
2.26KR1%0402

VC51
C0.1u25X/402-HF

VR107
X_0R/4

[38] VCCP_NB_ISEN2PA
[38] VCCP_NB_ISEN2NA

Close to IC



MICRO-STAR INT'L CO.,LTD.

CPU Power NB Phase 1-2

Size Document Number

MS-7C52..

Date: Wednesday, July 24, 2019

Rev

11


Sheet 40 of 52

FOR VCCP_SOC_S5
0.9A

TYPE0 Only


S5 MUX CTRL
HIGH:S0
LOW: S3/S5

H: +VDDCR_FCH ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V),VDDCR_SOC S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB



Over Voltage Control IC

0x26:RH=18K,RL=13K



2019/4/23
U62, R616, R614 are deleted by Ryan's comment
除非超壓對功能有任何幫助,否則不上NCT3933與開超壓選項


0x20:RH=10K,RL=OPEN

2019/4/11
U64, C570, R618, R621 are deleted by Ryan's comment

0x2A:RH=OPEN,RL=10K

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

**msi**

MICRO-STAR INT'L CO.,LTD.

Title

CPU Power NB Sw/NCT3933 OV

Size

Document Number

MS-7C52..

Rev

Date: Wednesday, July 24, 2019

Sheet 41 of 52

uP6273 CURRENT SENSE

```
20181107
cost down-remove 12VIN OCP
```

2019/4/11

R1083, R1080, C973, R1079, U101, C914, C915, R1060, C919, C916, R1071, R1072, C917, C918, R1066, R43, Q6, Q12, R61 are deleted by Ryan's comment


VCORE EDC MAC 125A
NB EDC MAX75A

CPU POWER CONNECTOR

2019/4/11
CPU_PWR1 is changed to N93-04M0441-H06 by PM spec.

2019/4/11
CHOKE1, SP1, SP2 are deleted by Ryan's comment

Imax:27.311A




2019/4/30
EC1, EC10, EC16, EC28 are changed to C71-27117Y1-A05 by PM spec updated.

$$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$$

CORE:
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$
 $N = \text{Phase number} = 3$
 $= 125A * \text{SQRT}(0.0388 - 0.0136)$
 $= 19.8A$

NB:
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$
 $N = \text{Phase number} = 2$
 $= 75A \cdot \sqrt{0.0583 - 0.0136}$
 $= 15.8A$



D=Vout/Vin		
Vin =	12	> input voltage
Vout =	1.5	> output Vcore
D =	0.125	

D=Vout/Vin		
Vin =	12	> input voltage
Vout =	1.2	> output Vcore
D =	0.1	

$I_o = I_{core(max)} \cdot 0.8$		
$I_{core(max)}$	= 125	> V_{core} current
$I_{avg.}$	= 100	A

$I_o = I_{core(max)} \cdot 0.8$		
$I_{core(max)}$	75	$> V_{core \text{ current}}$
$I_{avg.}$	60	A

$I_{ripple} = \{ I_o \cdot \sqrt{D} \cdot \sqrt{(1-D)} \} / \text{Phase}$		
Phase	= 3	phase
I_{ripple}	= 11.02396	A


I ripple = { I_o * √ D * √ (1-D) } / Phase		
Phase =	2	phase
I ripple =	9	A

How many pcs. Of Cap.		
I ripple(cap)	=	5000 m A
COE _{TEMP}	=	1
Input Cap.	=	3 pcs.

How many pcs. Of Cap.		
I ripple(cap)	=	5000 m A
COE _{TEMP}	=	1
Input Cap.	=	2 pcs.

For Vcore

For NB





2019/4/11
R250, Q29 are deleted and R904 is stuffed
by Ryan's comment



2019/4/30
EC24 is changed to C71-1011721-A05
by PM spec updated.

2019/4/30
EC38 is changed to C71-56106K1-A05
by PM spec updated


2019/5/13
EC38 is deleted by Ryan's comment



2019/7/18 (1.1 only)
R2407, R2406, Q156, R2405 are added by SATA_ACT_L function fails with Matisse



EZ Debug LED



2019/5/2
R227, CPU_LED1, Q79, R223, DRAM_LED1, Q41, R230, R240, VGA_LED1, Q42, R236, R248, BOOT_LED1, Q45, R244 are unstuffed by PM spec updated.
2019/6/21
R225, R228, R234, R241 are unstuffed by PM request

LED Control by SIO

1.0 SPEC Removed

DDR LED

Removed P/N by PM SPEC

PCI Express LED Control


Removed P/N by PM SPEC

Vinafix.com

2019/6/21
R491, GPU_LED1, Q70, R391 are unstuffed by PM request

AM4 APU Detect LED Circuit

iGPU GPU_LED1 OFF
dGPU GPU_LED1 Always ON



Bottom LED

Removed P/N by PM SPEC

LED x16 x8 x4
PCIE2 Red WhiteWhite

LED	GPIO	GPIO95	GPIO96
亮	GPO	GPO	GPO
滅	PO HIGH	PO HIGH	PO HIGH
	GPI (default LOW)	GPI (default LOW)	GPI (default LOW)



MICRO-STAR INT'L CO.,LTD.


Title ALL LED Control

Size Document Number
MS-7C52..


Date: Wednesday, July 24, 2019

Rev
11


Sheet 44 of 52



Moat Cap





Bypass MLCC



+12V	LPC Signal			
C414	C0.1u16X0402			
C416	C0.1u16X0402			
+12V	VCC3			
C417	C0.1u16X0402			
C418	C0.1u16X0402			
VCC3				
C458	C0.1u16X0402			
+12V	VCC3			
C420	C0.1u16X0402			
C490	C0.1u16X0402			

RTC & Clear CMOS Circuit



VCC3	G2	Q105	D2	RTC_CLK
RTC_DATA	D1	S2	SCLK0	
VCC3	G1	NN-2N7002DW		
SDATA0				



MICRO-STAR INT'L CO.,LTD.

Title **RTC Circuit**

Size Document Number
MS-7C52..




Date: Wednesday, July 24, 2019

Rev
11


HDMI CONNECTOR

For HDMI 1.4


2019/4/10
HDMI is added by PM spec.



HPD Circuit





Connector Power




2019/5/6
FS1 is changed to D08-0101700-P16 by Ivy's comment


For EMI



AUX Level Shifter



Connector



msi MICRO-STAR INT'L CO.,LTD.

Title HDMI Connector



Size Document Number MS-7C52..

Date: Wednesday, July 24, 2019

Rev 11

Sheet 46 of 52

3.3V@2.5A

[illegible]

SCREW1	SCREW2
SCREW E2B-7984020-A89	SCREW
STANDOFF	E43-1203516-A89

H1 <HP-BOM> H2 <HP-BOM> H3 <HP-BOM>

Saw Saw Saw

1 E2B-7B05010 1 E2B-7B05010 1 E2B-7B05010

Footprint: H_R240D173_BR189_PT

E2B-7B05010-A89 E2B-7B05010-A89 E2B-7B05010-A89

HEAT SINK

PM_HS1_Silver

X_HS-0408691-RH

2019/7/19 (1.1 MP only)
PM_HS1_Silver 導入 05/06 的 MP BOM by PM request

OK

PM_HS1

MEC1

MEC2

MPS2

HS-0408690

2019/4/30
B450 SKU is added by PM spec updated

B450

X_AMD-218-0891011-RH

B450_1UF_5020

X_1u6.3X/4

MANUAL PART

2019/5/21
MKT1, MKT2, MKT3 are modified by PM updated

MKT1

MKT2

MKT3

G51-M1SPP43-Q13

X_G51-M1SPP42-Q13

X_G51-M1SPP44-Q13

OK

UEFI1

G51-M1SPPXXA-A09

BAT1_X1

BAT-BCR2032P



PK0-07C5211-G37
PK0-07C5211-G37, 精成
AVL PK0-07C5211-E48, 競華

OPT	Configure	BOM	Function

CPU Socket

CPU2

E95-0000022-C22

E95-0000022-C22

2019/5/8
SPI_32 is added by PM spec updated

SPI_32

X_W25Q256JWEIQT-HF

2019/5/8
DVI1 is added by PM spec updated


DVI1

X_DVI24P_BLACK-RH-19

Simulation



Optics Orientation Holes



MICRO-STAR INT'L CO.,LTD.

TitleBOM OPTION

SizeDocument NumberMS-7C52..

Date: Thursday, July 26, 2019